DMRC Starts Land Acquisition for New Delhi Metro Corridors

11 Jun 2024 CW Team

The Delhi Metro Rail Corporation (DMRC) has initiated the land acquisition process for two new corridors under Phase 4 of its expansion plan. The corridors, extending from Lajpat Nagar to Saket G Block and from Inderlok to Indraprastha, aim to enhance connectivity in Delhi. The Union Cabinet approved these projects in March 2024, targeting operational readiness by 2028.

DMRC is currently securing statutory clearances from the Delhi Development Authority (DDA), Central Public Works Department (CPWD), and the Public Works Department (PWD). This phase involves obtaining forest clearance and planning for civil works and specialised contracts for essential technical components.

The Inderlok to Indraprastha corridor will be 12.4 kilometres long with 10 stations, while the Lajpat Nagar to Saket G Block corridor will span 8.4 kilometres with eight stations. Both corridors will feature several interchange stations, enhancing the efficiency of the metro network. The addition of these corridors is part of a broader strategic plan to improve Delhi?s urban transit infrastructure, reducing travel times and increasing convenience for commuters.

The expansion will bring the total number of interchange stations in Delhi to 48, facilitating smoother transitions between metro lines. Key interchange stations like Lajpat Nagar and New Delhi will become triple interchange hubs, further optimising the metro system.

Alongside these corridors, three priority corridors?Majlis Park-Maujpur, Janakpuri West-RK Ashram Marg, and Aerocity-Tughlaqabad?are also under construction. These efforts underscore DMRC's commitment to expanding and enhancing Delhi's metro network.

Infrastructure Urban

11 Mar 2026

India Expands Semiconductor Training To 500 Institutions

Under the Chips to Startups programme of the India Semiconductor Mission, the Union minister responsible for Railways, Information and Broadcasting, and Electronics and IT reported notable progress in talent development. He indicated that over the past four years substantial steps have been taken towards a 10-year target of training 85,000 engineers in semiconductor design. World-class EDA tools have been deployed in 315 academic institutions across the country to provide students with practical exposure to chip design. These EDA tools are supported by leading global firms and are accessible t..

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, a..

NHA Announces Winners Of NHCX Hackathon At IIT Hyderabad

The National Health Authority (NHA) has concluded the NHCX Hackathon under the Ayushman Bharat Digital Mission (ABDM) to stimulate innovation around the National Health Claims Exchange (NHCX). The winning teams presented their solutions at the NHCX Innovation Meet held at IIT Hyderabad during a two-day event in March 2026 that also served as the hackathon grand finale. The hackathon itself ran from 22 to 28 February 2026 and aimed to accelerate paperless, transparent claims processing across India. The event was organised with a range of ecosystem partners, including the Insurance Regulatory a..