Trial run of double-stacked dwarf train conducted

05 Mar 2021 CW Staff

Indian Railways successfully conducted the trial run of the double stacked dwarf container train from Mehsana in Gujarat to Jawaharlal Nehru Port (JNPT) near Mumbai.

'Dwarf' containers provide 67% higher volume when double stacked and can carry a weight of 71 tonnes, against 40 tonnes by an ISO container.

JNPT told the media that it is in the process of finalising an operator for 'management, maintenance and operations of a dedicated dwarf container depot (D-Depot) inside the Port area.

Indian Railways has provided a 17% discount on haulage cost for double stack dwarf container trains compared to double stack ISO container trains combined with additional volume benefit, said JNPT.

At the D-Depot ISO containers for exports and imports will be destuffed/restuffed and then re-stuffed in the dwarf containers for further movement on rail to and from the Jawaharlal Nehru Port, according to JNPT.

In comparison to regular containers, the 'Dwarf' containers are 662 mm short but 162 mm wider. The introduction of dwarf container would facilitate the movement of export-import (EXIM) cargo through double stacked dwarf containers.

Infrastructure Urban

11 Mar 2026

India Expands Semiconductor Training To 500 Institutions

Under the Chips to Startups programme of the India Semiconductor Mission, the Union minister responsible for Railways, Information and Broadcasting, and Electronics and IT reported notable progress in talent development. He indicated that over the past four years substantial steps have been taken towards a 10-year target of training 85,000 engineers in semiconductor design. World-class EDA tools have been deployed in 315 academic institutions across the country to provide students with practical exposure to chip design. These EDA tools are supported by leading global firms and are accessible t..

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, a..

NHA Announces Winners Of NHCX Hackathon At IIT Hyderabad

The National Health Authority (NHA) has concluded the NHCX Hackathon under the Ayushman Bharat Digital Mission (ABDM) to stimulate innovation around the National Health Claims Exchange (NHCX). The winning teams presented their solutions at the NHCX Innovation Meet held at IIT Hyderabad during a two-day event in March 2026 that also served as the hackathon grand finale. The hackathon itself ran from 22 to 28 February 2026 and aimed to accelerate paperless, transparent claims processing across India. The event was organised with a range of ecosystem partners, including the Insurance Regulatory a..