Pune Metro Line III receives Rs 4.1 bn funding boost from central govt

08 Nov 2023 CW Team

The first installment of viability gap funding (VGF) for the Pune Metro Line III project, amounting to Rs 4.1 billion, has been released by the Central government. This funding is part of the total VGF of Rs 12.248 billion allocated for the project, which is being constructed by a consortium of Tata and Siemens.

The Pune Metropolitan Region Development Authority (PMRDA) is overseeing the development of this 23.203 km-long elevated Metro line, connecting the prominent IT hub of Hinjewadi with the central business district of Shivajinagar. The project, estimated to cost Rs 83.13 billion, will feature 23 stations along the way, connecting key areas such as Baner Road, Balewadi, Aundh, and Pune University.

In 2018, the state government approved the project to be executed under a Public Private Partnership (PPP) model, based on a design, build, finance, operate, and transfer (DBFOT) framework, allowing for a 35-year concession period extendable by 25 years.

Following this approval, in September 2019, a consortium comprising TRIL Urban Transport (a unit of Tata Realty and Infrastructure) and Siemens Project Ventures GmbH was awarded the project. This consortium, the sole bidder, established a special purpose vehicle named Pune IT City Metro Rail (PITCMRL) to carry out the project.

Of the total VGF sought by the Tata-Siemens consortium, the Central government will contribute Rs 12.248 billion as a grant, while the remaining Rs 11.262 billion will be funded by the Maharashtra government.

Construction work commenced in December 2021, and the project is slated for completion within 40 months, with operational readiness expected by March 2025.

Infrastructure Urban

11 Mar 2026

India Expands Semiconductor Training To 500 Institutions

Under the Chips to Startups programme of the India Semiconductor Mission, the Union minister responsible for Railways, Information and Broadcasting, and Electronics and IT reported notable progress in talent development. He indicated that over the past four years substantial steps have been taken towards a 10-year target of training 85,000 engineers in semiconductor design. World-class EDA tools have been deployed in 315 academic institutions across the country to provide students with practical exposure to chip design. These EDA tools are supported by leading global firms and are accessible t..

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, a..

NHA Announces Winners Of NHCX Hackathon At IIT Hyderabad

The National Health Authority (NHA) has concluded the NHCX Hackathon under the Ayushman Bharat Digital Mission (ABDM) to stimulate innovation around the National Health Claims Exchange (NHCX). The winning teams presented their solutions at the NHCX Innovation Meet held at IIT Hyderabad during a two-day event in March 2026 that also served as the hackathon grand finale. The hackathon itself ran from 22 to 28 February 2026 and aimed to accelerate paperless, transparent claims processing across India. The event was organised with a range of ecosystem partners, including the Insurance Regulatory a..