+
India Opens First 3nm Chip Design Centre
Technology

India Opens First 3nm Chip Design Centre

Union Minister for Electronics & IT, Railways, and Information & Broadcasting, Shri Ashwini Vaishnaw, today inaugurated two advanced semiconductor design facilities of Renesas Electronics India Private Limited, located in Noida and Bengaluru. Marking a milestone in India's semiconductor journey, the Minister announced that these centres include the country’s first-ever facility dedicated to designing next-generation 3 nanometre (nm) chips.

“Designing at 3nm is truly cutting-edge. India has already worked on 7nm and 5nm nodes, but this takes us into a new league,” said Shri Vaishnaw, highlighting the significance of the new centre in the global semiconductor landscape.

He also outlined India’s comprehensive semiconductor strategy, which spans design, fabrication, ATMP (Assembly, Testing, Marking, and Packaging), equipment, and material supply chains. Citing recent industry confidence at global events like Davos, he noted major investments from firms such as Applied Materials and Lam Research.

To nurture talent, Shri Vaishnaw announced a new semiconductor learning kit for engineering students to enhance practical skills. Over 270 academic institutions that have received advanced Electronic Design Automation (EDA) tools under the India Semiconductor Mission will now also benefit from these hands-on hardware kits. “We are developing not just infrastructure, but future-ready engineers,” he added.

The Minister commended CDAC and the ISM team for their swift implementation and credited Prime Minister Narendra Modi’s strategic focus on semiconductors under the Aatmanirbhar Bharat initiative. “In just three years, India’s semiconductor sector has evolved from an idea to a global force,” he stated, adding that booming demand across smartphones, laptops, medical devices, defence, and automotive sectors makes this progress timely.

Renesas CEO & MD Shri Hidetoshi Shibata called India a “strategic cornerstone” for the company. He reaffirmed Renesas’ commitment to building end-to-end semiconductor capabilities in India, from architecture to testing, and to supporting over 250 academic institutions and numerous startups through schemes such as Chips to Startup (C2S) and the Design Linked Incentive (DLI) Scheme.

He emphasised that India’s engineering talent and Indo-Japan cooperation would help redefine the global semiconductor ecosystem.

Union Minister for Electronics & IT, Railways, and Information & Broadcasting, Shri Ashwini Vaishnaw, today inaugurated two advanced semiconductor design facilities of Renesas Electronics India Private Limited, located in Noida and Bengaluru. Marking a milestone in India's semiconductor journey, the Minister announced that these centres include the country’s first-ever facility dedicated to designing next-generation 3 nanometre (nm) chips.“Designing at 3nm is truly cutting-edge. India has already worked on 7nm and 5nm nodes, but this takes us into a new league,” said Shri Vaishnaw, highlighting the significance of the new centre in the global semiconductor landscape.He also outlined India’s comprehensive semiconductor strategy, which spans design, fabrication, ATMP (Assembly, Testing, Marking, and Packaging), equipment, and material supply chains. Citing recent industry confidence at global events like Davos, he noted major investments from firms such as Applied Materials and Lam Research.To nurture talent, Shri Vaishnaw announced a new semiconductor learning kit for engineering students to enhance practical skills. Over 270 academic institutions that have received advanced Electronic Design Automation (EDA) tools under the India Semiconductor Mission will now also benefit from these hands-on hardware kits. “We are developing not just infrastructure, but future-ready engineers,” he added.The Minister commended CDAC and the ISM team for their swift implementation and credited Prime Minister Narendra Modi’s strategic focus on semiconductors under the Aatmanirbhar Bharat initiative. “In just three years, India’s semiconductor sector has evolved from an idea to a global force,” he stated, adding that booming demand across smartphones, laptops, medical devices, defence, and automotive sectors makes this progress timely.Renesas CEO & MD Shri Hidetoshi Shibata called India a “strategic cornerstone” for the company. He reaffirmed Renesas’ commitment to building end-to-end semiconductor capabilities in India, from architecture to testing, and to supporting over 250 academic institutions and numerous startups through schemes such as Chips to Startup (C2S) and the Design Linked Incentive (DLI) Scheme.He emphasised that India’s engineering talent and Indo-Japan cooperation would help redefine the global semiconductor ecosystem.

Next Story
Infrastructure Urban

Naidu Seeks Rs 563 Crore For AP Sports Infrastructure

Andhra Pradesh Chief Minister N Chandrababu Naidu has sought Rs 563 crore from the Centre to boost sports infrastructure in the state, including Rs 538 crore for stadium development and Rs 25 crore to host the Khelo India Martial Arts Games 2025. Naidu made the request during a meeting with Union Youth Services and Sports Minister Mansukh Mandaviya in New Delhi on Wednesday.The CM urged early completion of Khelo India infrastructure projects in Tirupati, Rajahmundry, Kakinada, and Narasaraopeta, and called for an international-standard badminton training centre and a national aquatic sports hu..

Next Story
Infrastructure Transport

Tough Bidding Norms Slow NHAI Road Project Awards

Stringent bidding rules imposed by the Ministry of Road Transport & Highways (MoRTH) have led to a slowdown in project awards by the National Highways Authority of India (NHAI), despite a robust Rs 3.5 trillion pipeline. According to an HDFC Securities report, the shift to more cautious developer models now favours firms with strong balance sheets, as tighter qualification norms limit aggressive bidders.The revised norms mandate additional performance security, targeting the exclusion of players that previously submitted low bids—often 25 to 40 per cent below NHAI cost estimates—raisin..

Next Story
Infrastructure Transport

Mumbai Gets Coastal Nod for Next Promenade Phase

As Mumbai prepares to open two major sections of its expansive seafront promenade this week, the city’s civic authority has secured a key coastal clearance to advance further construction. The Maharashtra Coastal Zone Management Authority (MCZMA) has approved the commencement of work on the segment between Haji Ali and Baroda Palace, with tendering expected soon after project cost assessments.The promenade, stretching 7.5 km in length and 20 metres wide, is being designed as a flagship open space for walkers, joggers, and cyclists. Two critical stretches—2.75 km from Tata Garden to Haji Al..

Advertisement

Subscribe to Our Newsletter

Get daily newsletters around different themes from Construction world.

STAY CONNECTED

Advertisement

Advertisement

Advertisement

Talk to us?