India Opens First 3nm Chip Design Centre

15 May 2025 CW Team

“Designing at 3nm is truly cutting-edge. India has already worked on 7nm and 5nm nodes, but this takes us into a new league,” said Shri Vaishnaw, highlighting the significance of the new centre in the global semiconductor landscape.

He also outlined India’s comprehensive semiconductor strategy, which spans design, fabrication, ATMP (Assembly, Testing, Marking, and Packaging), equipment, and material supply chains. Citing recent industry confidence at global events like Davos, he noted major investments from firms such as Applied Materials and Lam Research.

To nurture talent, Shri Vaishnaw announced a new semiconductor learning kit for engineering students to enhance practical skills. Over 270 academic institutions that have received advanced Electronic Design Automation (EDA) tools under the India Semiconductor Mission will now also benefit from these hands-on hardware kits. “We are developing not just infrastructure, but future-ready engineers,” he added.

The Minister commended CDAC and the ISM team for their swift implementation and credited Prime Minister Narendra Modi’s strategic focus on semiconductors under the Aatmanirbhar Bharat initiative. “In just three years, India’s semiconductor sector has evolved from an idea to a global force,” he stated, adding that booming demand across smartphones, laptops, medical devices, defence, and automotive sectors makes this progress timely.

Renesas CEO & MD Shri Hidetoshi Shibata called India a “strategic cornerstone” for the company. He reaffirmed Renesas’ commitment to building end-to-end semiconductor capabilities in India, from architecture to testing, and to supporting over 250 academic institutions and numerous startups through schemes such as Chips to Startup (C2S) and the Design Linked Incentive (DLI) Scheme.

He emphasised that India’s engineering talent and Indo-Japan cooperation would help redefine the global semiconductor ecosystem.

Union Minister for Electronics & IT, Railways, and Information & Broadcasting, Shri Ashwini Vaishnaw, today inaugurated two advanced semiconductor design facilities of Renesas Electronics India Private Limited, located in Noida and Bengaluru. Marking a milestone in India's semiconductor journey, the Minister announced that these centres include the country’s first-ever facility dedicated to designing next-generation 3 nanometre (nm) chips.“Designing at 3nm is truly cutting-edge. India has already worked on 7nm and 5nm nodes, but this takes us into a new league,” said Shri Vaishnaw, highlighting the significance of the new centre in the global semiconductor landscape.He also outlined India’s comprehensive semiconductor strategy, which spans design, fabrication, ATMP (Assembly, Testing, Marking, and Packaging), equipment, and material supply chains. Citing recent industry confidence at global events like Davos, he noted major investments from firms such as Applied Materials and Lam Research.To nurture talent, Shri Vaishnaw announced a new semiconductor learning kit for engineering students to enhance practical skills. Over 270 academic institutions that have received advanced Electronic Design Automation (EDA) tools under the India Semiconductor Mission will now also benefit from these hands-on hardware kits. “We are developing not just infrastructure, but future-ready engineers,” he added.The Minister commended CDAC and the ISM team for their swift implementation and credited Prime Minister Narendra Modi’s strategic focus on semiconductors under the Aatmanirbhar Bharat initiative. “In just three years, India’s semiconductor sector has evolved from an idea to a global force,” he stated, adding that booming demand across smartphones, laptops, medical devices, defence, and automotive sectors makes this progress timely.Renesas CEO & MD Shri Hidetoshi Shibata called India a “strategic cornerstone” for the company. He reaffirmed Renesas’ commitment to building end-to-end semiconductor capabilities in India, from architecture to testing, and to supporting over 250 academic institutions and numerous startups through schemes such as Chips to Startup (C2S) and the Design Linked Incentive (DLI) Scheme.He emphasised that India’s engineering talent and Indo-Japan cooperation would help redefine the global semiconductor ecosystem.

Infrastructure Transport

05 Feb 2026

MMRDA Installs 325-Tonne Steel Spans on Mumbai Metro Line 4

The Mumbai Metropolitan Region Development Authority (MMRDA) has achieved a key construction milestone on Metro Line 4 with the successful installation of three large steel spans at Bhandup West during overnight operations.The spans, together weighing 325 metric tonnes, were launched using eight heavy-duty cranes and 12 multi-axle vehicles. The operation required precise engineering and meticulous planning to minimise disruption in the densely populated suburban area.Due to effective inter-agency coordination, the work—originally scheduled across four nights—was completed within just two n..

Infrastructure Transport

05 Feb 2026

CMRL Targets March 2027 Opening for Vadapalani–Panagal Park

Chennai Metro Rail Limited (CMRL) is progressing as scheduled to open the Vadapalani–Panagal Park section of Phase II’s Corridor 4 by March 2027. The 3.5 km underground stretch is part of the 26.1 km Corridor 4 connecting Lighthouse with Poonamallee Bypass.Construction activities are advancing steadily, with tunnelling works between Vadapalani and Panagal Park already completed. Track-laying operations are expected to commence shortly. At Panagal Park station, structural works have reached the concourse and platform levels, while excavation continues at the lowest level.CMRL is also consid..

Infrastructure Transport

05 Feb 2026

Maha-Metro Invites Pune Metro Civil Maintenance Bids

Maharashtra Metro Rail Corporation Limited (Maha-Metro) has invited bids for the annual civil maintenance contract of the Pune Metro Rail Project. The tender, bearing ID and number P1-O&M-20/2025, is scheduled to close on 23 February 2026, with a pre-bid meeting slated for 10 February 2026. The earnest money deposit (EMD) for the contract is Rs 3,50,500, and the duration of the contract is one year.The scope of work includes annual civil maintenance of 28 elevated and underground stations, 28.079 km of elevated viaduct including steel bridges, 12.15 km of tunnels, and two depots under the ..