Govt Expands Chip Design Access for Universities Nationwide

01 Dec 2025 CW Team

The Government of India has taken another major step toward building a broad-based semiconductor ecosystem by opening industry-grade design and fabrication resources to universities across the country. As part of this push, Union Minister for Electronics & Information Technology Ashwini Vaishnaw handed over 28 chips—comprising 600 bare dies and 600 packaged units—designed by students from 17 academic institutions under the Chips to Start-up (C2S) Programme. The chips were fabricated at the Semiconductor Laboratory (SCL) in Mohali, where the Minister reviewed ongoing modernisation works on 28 November 2025.

Ashwini Vaishnaw said India is rapidly positioning itself as a distinctive player in the global semiconductor arena, supported by unprecedented access to advanced Electronic Design Automation (EDA) tools for higher education institutions. He noted that India now hosts a unique, large-scale semiconductor development ecosystem in which universities can work with the same design platforms used by leading global chipmakers, fostering an environment where students can innovate at an industry-ready level.

As part of the ceremony, officials highlighted the number of academic organisations in each state that have been equipped with EDA tools through the C2S initiative, reflecting the programme’s expanding nationwide footprint.

The Director General of SCL and the laboratory team also presented a detailed overview of the chip design-to-fabrication workflow adopted for the C2S Programme. The process leverages close collaboration between SCL and the ChipIN Centre to provide end-to-end support—from design validation to Multi-Project Wafer (MPW) fabrication services—enabling students to translate their concepts into functional silicon.

The initiative underscores the government’s aim to democratise semiconductor talent development and ensure India’s universities become active contributors to the country’s chip innovation pipeline.

News source: PIB

Infrastructure Transport

06 Feb 2026

Lucknow Metro East-West Corridor Consultancy Contract Awarded

The Uttar Pradesh Metro Rail Corporation has awarded the first construction-related consultancy contract for the Lucknow Metro East West Corridor to a joint venture of AYESA Ingenieria Arquitectura SAU and AYESA India Pvt Ltd. The firm was declared the lowest bidder for the Detailed Design Consultant contract for Lucknow Metro Line-2 under Phase 1B and the contract was recommended following the financial bid. The contract is valued at Rs 159.0 million (mn), covering design services for the corridor. Lucknow Metro Line-2 envisages the construction of an 11.165 kilometre corridor connecting Cha..

Div Com Kashmir Urges Fast Tracking Of Jhelum Water Transport Project

The Divisional Commissioner of Kashmir has called for the fast-tracking of the Jhelum water transport project, urging district administrations and relevant agencies to accelerate planning and clearances. In a meeting convened at the divisional headquarters, the commissioner instructed officials from irrigation, public health engineering and municipal departments to prioritise the project and coordinate survey and design work. The directive emphasised removal of administrative bottlenecks and close monitoring to ensure timely mobilisation of resources and contractors. Officials were told to in..

Interarch Reports Strong Q3 And Nine Month Results

Interarch Building Solutions Limited reported unaudited results for the third quarter and nine months ended 31 December 2025, recording strong revenue growth driven by execution and a robust order book. Net revenue for the third quarter rose by 43.7 per cent to Rs 5.225 billion (bn), compared with Rs 3.636 bn a year earlier, reflecting heightened demand in pre-engineered building projects. The company’s total order book as at 31 January 2026 stood at Rs 16.85 bn, supporting near-term visibility. EBITDA excluding other income for the quarter increased by 43.2 per cent to Rs 503 million (mn),..