+
Delhi Institutions Support India Semiconductor Mission
ECONOMY & POLICY

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date.

Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions.

As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP.

Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date. Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions. As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP. Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

Related Stories

Gold Stories

Next Story
Infrastructure Transport

Mumbai-Ahmedabad Bullet Train’s Surat-Vapi Section Set for 2027

The first section of the Mumbai-Ahmedabad Bullet Train corridor, linking Surat and Vapi, is targeted to begin services in 2027. Construction is expected to be completed by December 2026, while Railway Minister Ashwini Vaishnaw has indicated that an inauguration could take place around the middle of 2027. The National High Speed Rail Corporation (NHSRCL) said the train being manufactured in India is expected to reach the tracks around April or May 2027. The train will undergo extensive testing before the section is opened for passenger services. The project began construction in 2021 and includ..

Next Story
Infrastructure Transport

Indian Railways Approves Four Projects Worth Rs. 7.36 bn Across Four States

Indian Railways has approved four projects with a combined value of Rs. 7.36 bn across Uttar Pradesh, Maharashtra, Andhra Pradesh and Gujarat. The programme covers train protection, signalling, electric traction supply and a road overbridge, with each project assigned to a different railway zone. In Uttar Pradesh, Rs. 2.52 bn has been approved to extend the Kavach 4.0 automatic train protection system across 607.7 km in the Lucknow Division of North Eastern Railway. The system monitors train movements and can apply the brakes if a driver fails to observe a signal or exceeds a safe speed. The w..

Next Story
Infrastructure Urban

Chandru Raheja Sells 1.49% Stake in Mindspace REIT for Rs. 5 bn

Billionaire Chandru Lachmandas Raheja has sold a 1.49 per cent holding in Mindspace Business Parks REIT for Rs. 5 bn through a bulk deal on the BSE. The transaction involved 9.9 mn units and was executed at an average price of Rs. 505 per unit, according to exchange data. Following the sale, units of Mindspace Business Parks REIT were trading 0.18 per cent lower at Rs. 504.05 on Tuesday. Exchange data did not identify the buyers involved in the transaction. Raheja is the chairman of real estate company K Raheja Corp. The sale involved 99,00,990 units, representing 1.49 per cent of the Mumbai-b..

Advertisement

Subscribe to Our Newsletter

Get daily newsletters around different themes from Construction world.

STAY CONNECTED

Advertisement

SPECIAL OFFER
QR Code