Delhi Institutions Support India Semiconductor Mission
ECONOMY & POLICY

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date.

Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions.

As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP.

Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date. Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions. As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP. Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

Related Stories

Gold Stories

Next Story
Infrastructure Urban

Vedanta Metal Bazaar Expands to Global Markets

Vedanta Aluminium has expanded its digital e-commerce platform, Vedanta Metal Bazaar, to international markets, enabling overseas customers to order and purchase aluminium products online.The platform will now be available to buyers across Asia, Europe, Africa and the Americas, providing a digital gateway for export transactions with 24x7 access.In FY26, Vedanta Metal Bazaar processed transactions worth nearly $4.1 billion, or over Rs 380 billion, and fulfilled more than 23,000 orders. The platform is also used regularly by more than 550 MSMEs in India alongside large OEM customers.The export ..

Next Story
Infrastructure Urban

Ramky Infrastructure Q1 FY27 Revenue Rises 24.3%

Ramky Infrastructure Limited reported a 24.3% year-on-year increase in consolidated revenue from operations to Rs 471.2 crore for Q1 FY27, compared with Rs 3.79 billion in the corresponding quarter of FY26.Standalone revenue from operations rose 27.5% YoY to Rs 4.51 billion from Rs 3.54 billion, while total standalone income increased 35% to Rs 5.32 billion.Consolidated profit before tax stood at Rs 540.9 million during the quarter. The company highlighted a sharp sequential improvement compared with a pre-exceptional loss of Rs 190.1 million in Q4 FY26.Two of the three projects awarded during..

Next Story
Technology

LTTS Launches AgenticIQ AI Platform for Engineering

L&T Technology Services (LTTS) has launched AgenticIQ, an end-to-end agentic AI platform designed for engineering and manufacturing organisations.The platform is aimed at helping enterprises move beyond isolated AI pilots by enabling autonomous, multi-agent workflows across engineering, product development, manufacturing, industrial operations and customer experience.AgenticIQ is built on LTTS’ Engineering Intelligence portfolio and converts existing engineering capabilities into specialised, reusable AI agents. Its planning-first architecture is embedded into engineering and production ..

Advertisement

Subscribe to Our Newsletter

Get daily newsletters around different themes from Construction world.

STAY CONNECTED

Advertisement