Delhi Institutions Support India Semiconductor Mission
ECONOMY & POLICY

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date.

Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions.

As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP.

Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date. Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions. As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP. Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

Next Story
Infrastructure Transport

Sector 51-52 Metro skywalk in Noida remains shut despite being ready for over a year

Thousands of commuters travelling between Delhi Metro Rail Corporation’s (DMRC) Sector 52 station and Noida Metro Rail Corporation’s (NMRC) Sector 51 station continue to face daily inconvenience as the 300-metre air-conditioned skywalk connecting the two stations remains closed, despite being completed over a year ago, according to a report.The Noida Metro Rail Corporation built the foot overbridge to enable a seamless interchange between the Delhi Metro and Noida Metro networks. However, pending finishing work and a structural obstruction have delayed its opening.Krishna Karunesh, Chief E..

Next Story
Infrastructure Transport

Maharashtra clears Metro Line 5A, expansion of Mumbai Metro Line 5

The Maharashtra government has approved the expansion of Mumbai Metro Line 5 along with a new integrated corridor, Metro Line 5A, forming a combined 34.2-km metro network across the Thane-Bhiwandi-Kalyan-Ulhasnagar belt. The integrated project has been cleared at an estimated cost of ₹18,130.55 crore, according to a government resolution (GR).Metro Line 5 was originally approved in October 2017 as a 24.9-km fully elevated corridor with 17 stations connecting Thane, Bhiwandi and Kalyan, with an initial project cost of ₹8,416.51 crore. The corridor is being developed in two phases.The first ..

Next Story
Infrastructure Transport

Bengaluru Metro expansion seen driving office demand

Bengaluru’s expanding metro network is expected to emerge as a major catalyst for real estate growth, with the Yellow and Pink Lines likely to boost both office demand and residential prices across key micro-markets, according to a report by Colliers India.The report estimates that over the next two years, Bengaluru could witness an additional 5–7 million sq ft of Grade A office space demand across the Central Business District (CBD), Secondary Business District (SBD) and Electronic City. Improved metro connectivity and reduced commute times are expected to drive higher occupier interest a..

Advertisement

Subscribe to Our Newsletter

Get daily newsletters around different themes from Construction world.

STAY CONNECTED

Advertisement

Advertisement

Advertisement