Delhi Institutions Support India Semiconductor Mission
ECONOMY & POLICY

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date.

Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions.

As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP.

Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date. Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions. As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP. Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

Next Story
Infrastructure Transport

Chembur Metro to Boost East Mumbai Links

MMRDA is advancing eastern Mumbai’s urban mobility network, with the upcoming Chembur Metro Station set to emerge as a key interchange and the Mumbai Monorail preparing for relaunch.Dr Sanjay Mukherjee, Metropolitan Commissioner, MMRDA, conducted a site visit to Chembur Metro Station along with Kanhuraj Bagate, Managing Director, MMMOCL. He also visited the nearby VN Purav Monorail Station to review system preparedness and ease of interconnectivity.Once operational, the interchange is expected to offer commuters across the eastern suburbs quicker access, smoother transfers and seamless conne..

Next Story
Equipment

Herrenknecht TBMs Drive Thane–Borivali Tunnel Progress

Herrenknecht India has supplied two of the four tunnel boring machines (TBMs) required for the 11-km Thane–Borivali Twin Tunnel Project being developed by the Mumbai Metropolitan Region Development Authority (MMRDA). The project is expected to reduce travel time between Thane and Borivali from 60–90 minutes to around 15 minutes while easing congestion across the Mumbai Metropolitan Region.The first two Single Shield TBMs, named Nayak and Arjuna, feature 13.34-m cutterhead diameters and are designed for hard-rock excavation. They will be deployed to tunnel through the challenging geological..

Next Story
Resources

KBL Launches Smart Skid Mounted Fire Pump Set

Kirloskar Brothers (KBL) has launched its Smart Skid Mounted Fire Pump Set, an integrated fire protection solution designed to improve operational efficiency, remote monitoring and installation flexibility. The system was inaugurated by Ms Madhuritai Misal, Hon. Minister of State for Urban Development, Government of Maharashtra.The Smart Skid Mounted Fire Pump Set is a factory-tested, pre-packaged solution that combines FM/UL-certified motor and engine pump sets with IoT-enabled remote monitoring. Designed to deliver a flow rate of 170 m³/hr at a head of 100 metres, the system aims to provide..

Advertisement

Subscribe to Our Newsletter

Get daily newsletters around different themes from Construction world.

STAY CONNECTED

Advertisement

Advertisement

Advertisement

-->