Delhi Institutions Support India Semiconductor Mission
ECONOMY & POLICY

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date.

Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions.

As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP.

Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

"Join industry leaders at RAHSTA Expo, India's premier platform for roads, highways and traffic infrastructure. Register now to explore innovations, network with experts and shape the future of mobility."

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date. Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions. As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP. Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

Next Story
Infrastructure Urban

ABS Marine Sees CRISIL Credit Rating Upgrade

ABS Marine Services has secured an upgrade to its long term and short term credit ratings from CRISIL, reflecting improved profitability and revenue growth through long term contracts. CRISIL moved the long term rating from BBB+/Stable to A-/Stable and revised the short term rating from A2 to A2+. The action signals strengthened financial metrics and operational resilience. The company benefited from durable client relationships with firms such as ONGC and Schlumberger. The rating decision followed stronger cash flows and an enlarged bank loan facility, which increased from Rs 3,705 million (m..

Next Story
Infrastructure Transport

Project BRAHMANK Marks 16 Years Of Strategic Roads In Arunachal

Project BRAHMANK is marking 16 years of work to establish strategic road and bridge links across Arunachal Pradesh, maintaining and developing 811 kilometres of roads and nearly 86 bridges that range from small culverts to large steel and arch bridges. These transport links are described as critical for ensuring year-round movement of defence personnel, equipment and essential supplies while improving everyday travel for people in remote villages. The project balances national security requirements with regional development by focusing on reliable access in challenging terrain. Notable enginee..

Next Story
Infrastructure Transport

Longleng CSOs Give One Week Ultimatum Over Two-Lane Highway

Civil society organisations (CSOs) in Longleng district have demanded immediate restoration of the deteriorating Changtongya–Longleng two-lane road and sought a detailed status report on the stalled construction within one week. The demand followed a consultative meeting convened under the Phom Peoples' Council (PPC) to discuss welfare and development concerns. PPC president YB Angam Phom said prolonged non-maintenance had caused hardship to commuters and affected transportation, local commerce and the district's development. The meeting urged authorities to undertake immediate restoration a..

Advertisement

Subscribe to Our Newsletter

Get daily newsletters around different themes from Construction world.

STAY CONNECTED

Advertisement

Advertisement

Advertisement