Delhi Institutions Support India Semiconductor Mission
ECONOMY & POLICY

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date.

Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions.

As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP.

Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date. Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions. As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP. Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

Related Stories

Gold Stories

Next Story
Infrastructure Urban

KONE Opens India's First Digital Experience Centre in Pune

KONE, a global elevator and escalator manufacturer, has inaugurated its first Digital Experience Centre (DEC) in India, located in Pune. The facility aims to showcase how artificial intelligence (AI), connectivity and data-driven technologies can enhance customer experiences and improve building operations.The centre was inaugurated by Jussi Herlin, Executive Vice Chair, KONE Corporation; Philippe Delorme, President and CEO, KONE; and Nandan Nilekani, Co-founder and Chairman of the Board, Infosys.Designed as an interactive customer environment, the facility demonstrates digital solutions cover..

Next Story
Infrastructure Urban

CII GreenCo Launches Circularity Guidelines for Indian Industry

The Confederation of Indian Industry (CII) GreenCo Council has launched the CII GreenCo Circularity Guidelines – Pilot Version at the 17th CII GreenCo Waste & Resource Management Summit 2026 in Chennai. The initiative aims to strengthen resource efficiency, waste reduction and circular economy practices across Indian manufacturing and process industries.The guidelines introduce a structured framework with circularity indices covering raw materials, consumables, packaging and other resource inputs. These indicators will help industries assess existing practices, identify opportunities to ..

Next Story
Infrastructure Energy

Global Electronics Association Launches IPC-1783-CO2E Standard

The Global Electronics Association has introduced IPC-1783-CO2E, a new international standard aimed at improving consistency, transparency and comparability in product carbon footprint reporting across the electronics manufacturing industry.The standard, titled International Standard for Data Collection and Reporting of CO2 Equivalent (CO2e) Emissions for the Electronics Manufacturing Supply Chain, provides industry-specific guidance for collecting, estimating and reporting carbon emissions data.With increasing regulatory requirements and customer expectations, electronics manufacturers face c..

Advertisement

Subscribe to Our Newsletter

Get daily newsletters around different themes from Construction world.

STAY CONNECTED

Advertisement

SPECIAL OFFER
QR Code