Delhi Institutions Support India Semiconductor Mission
ECONOMY & POLICY

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date.

Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions.

As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP.

Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, and the programme has become the world's largest open-access EDA programme with 18.5 million hours (mn hours) of tool usage to date. Students from universities across the nation are participating in semiconductor design and related disciplines, and under Semicon 2.0 the programme will be expanded from 315 universities to 500 universities to create a strong base of skilled engineers. The initiative seeks to integrate academic curricula with industry standard tools and laboratory facilities to strengthen employability and practical competence. Officials indicated that expanding access to EDA tools will widen participation and accelerate skills development in multiple regions. As the global semiconductor industry reaches USD two trillion (tn), officials estimate nearly two million (mn) skilled professionals will be required, offering substantial employment opportunities. Major National Capital Region institutions supporting training and validation include Indian Institute of Technology Delhi, National Institute of Technology Delhi, Indraprastha Institute of Information Technology Delhi, Delhi Technological University, Netaji Subhas University of Technology, Jawaharlal Nehru University, Indira Gandhi Delhi Technical University for Women, Vivekananda Institute of Professional Studies and DV2JS Innovation LLP. Advanced EDA tools and enhanced training infrastructure are enabling students to design functional chips and gain validation and testing experience, thereby strengthening the national semiconductor talent base. The Government has emphasised that Semicon 2.0 will continue to promote design, manufacturing and innovation to establish India as a global hub, supported by sustained investment in training and industry collaboration.

Next Story
Resources

Origen Realty appoints Poulomi Ray as CMO

Origen Realty has appointed Poulomi Ray as Chief Marketing Officer, strengthening its leadership team as it advances its growth and brand strategy. Poulomi Ray brings nearly two decades of experience in brand building and marketing across real estate and hospitality sectors, with prior roles at Signature Global, DLF Limited, Paras Buildtech, MGM International and Hilton. In her new role, she will lead marketing and brand direction at Origen Realty, focusing on visibility, differentiation and market engagement as the company progresses its integrated development plans in Gurugram. Commenting..

Next Story
Building Material

Haver & Boecker Niagara to showcase solutions at Hillhead

Haver & Boecker Niagara will showcase its mineral processing technologies at Hillhead 2026, scheduled from June 23–25 in Buxton, UK.At Stand PA3, the company will present its end-to-end solutions including screeners, screen media and advanced diagnostics, with a focus on improving efficiency, uptime and throughput for aggregates producers.Highlighting its screen media portfolio, the company will feature Ty-Wire media with hybrid design offering up to 80 per cent more open area, alongside FLEX-MAT® solutions designed to enhance wear life and throughput while reducing blinding and cloggin..

Next Story
Real Estate

CREDAI-MCHI meets Maharashtra Revenue Minister on issues

Navin’s, a Chennai-based real estate developer, has won the 17th CIDC Vishwakarma Award 2026 for its residential project Navin’s Hanging Gardens located on Arcot Road, Valasaravakkam. The award was presented by the Construction Industry Development Council (CIDC) under the category of Best Construction Projects, recognising the development’s achievement in innovation, design excellence and sustainability.The award was received by Chandrasekar PN, General Manager, Technical, Navin’s, at the ceremony held in New Delhi.Inspired by the legendary Hanging Gardens of Babylon, the project has ..

Advertisement

Subscribe to Our Newsletter

Get daily newsletters around different themes from Construction world.

STAY CONNECTED

Advertisement

Advertisement

Advertisement