L&T arm wins order from DMRC for Phase IV of Delhi MRTS

11 Mar 2022 CW Team

Larsen and Toubro's (L&T) Heavy Civil Infrastructure business vertical won a significant order from the Delhi Metro Rail Corporation Limited (DMRC) for designing and constructing the underground metro project of Phase IV of the Delhi Mass Rapid Transit System (MRTS).

The project includes designing and construction of five km of twin tunnel by Shield Tunnel Boring Machine (TBM), cut and cover of tunnel box, underground ramping and four underground stations, including Chhattarpur, Chhattarpur Mandir, Indira Gandhi National Open University (IGNOU) and Neb Sarai, with related works of Aerocity to Tughlakabad Corridor of Phase IV of Delhi MRTS.

A significant part of the project work is in South Delhi and should be completed within 42 months. The project is funded by Japan International Cooperation Agency (JICA), and L&T takes pride to be reassociated with DMRC for this metro rail project.

L&T has significantly boosted its capability of building faster and more reliable Mass Transit Systems (MTS), and this project is in line with the company's strategic targets.

Image Source

Also read: L&T, J Kumar wins Delhi Metro Phase 4 Silver Line’s Underground Work

Infrastructure Urban

11 Mar 2026

India Expands Semiconductor Training To 500 Institutions

Under the Chips to Startups programme of the India Semiconductor Mission, the Union minister responsible for Railways, Information and Broadcasting, and Electronics and IT reported notable progress in talent development. He indicated that over the past four years substantial steps have been taken towards a 10-year target of training 85,000 engineers in semiconductor design. World-class EDA tools have been deployed in 315 academic institutions across the country to provide students with practical exposure to chip design. These EDA tools are supported by leading global firms and are accessible t..

Delhi Institutions Support India Semiconductor Mission

The Government of India has prioritised talent development through training, upskilling and workforce development under the Chips to Startups initiative of the India Semiconductor Mission, with officials noting progress in four years towards a 10-year target of training 85,000 engineers in semiconductor design. Electronic design automation tools provided by Synopsys, Cadence, Siemens, Renesas, Ansys and AMD have been deployed in 315 academic institutions, enabling students to gain practical chip design experience. Chips have been fabricated and tested at the Semiconductor Laboratory, Mohali, a..

NHA Announces Winners Of NHCX Hackathon At IIT Hyderabad

The National Health Authority (NHA) has concluded the NHCX Hackathon under the Ayushman Bharat Digital Mission (ABDM) to stimulate innovation around the National Health Claims Exchange (NHCX). The winning teams presented their solutions at the NHCX Innovation Meet held at IIT Hyderabad during a two-day event in March 2026 that also served as the hackathon grand finale. The hackathon itself ran from 22 to 28 February 2026 and aimed to accelerate paperless, transparent claims processing across India. The event was organised with a range of ecosystem partners, including the Insurance Regulatory a..